Go Back   Rhinocerus > Newsgroup > Newsgroup comp.lang.* 1 > Newsgroup comp.lang.vhdl

Reply
 
Thread Tools Display Modes
  #1 (permalink)  
Old 07-28-2011, 07:13 PM
Martin Thompson
Guest
 
Posts: n/a
Default Should VHDL allow Unicode identifiers and comments

Hi all,

I'm asking for a bit of input from the community...

As the title says, would you find it of use to allow Unicode identifiers
and comments in a future VHDL revision?

Would this be:
a) Something VHDL should not allow
b) Something that doesn't bother you either way
c) Something you'd find useful sometimes
d) Something you'd make use of all the time
e) Something that you'd switch away from SystemVerilog just to get at
(maybe I'm asking the wrong crowd for that

Thanks,
Martin

--
http://parallelpoints.com/
Reply With Quote
Alt Today
Advertising
 
and become member of Rhinocerus
Standard Sponsored Links

  #2 (permalink)  
Old 07-28-2011, 09:10 PM
Christopher Felton
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

On 7/28/2011 2:13 PM, Martin Thompson wrote:
> Hi all,
>
> I'm asking for a bit of input from the community...
>
> As the title says, would you find it of use to allow Unicode identifiers
> and comments in a future VHDL revision?
>
> Would this be:
> a) Something VHDL should not allow
> b) Something that doesn't bother you either way
> c) Something you'd find useful sometimes
> d) Something you'd make use of all the time
> e) Something that you'd switch away from SystemVerilog just to get at
> (maybe I'm asking the wrong crowd for that
>
> Thanks,
> Martin
>


b,

Regards,
Chris Fetlon
Reply With Quote
  #3 (permalink)  
Old 07-28-2011, 09:19 PM
Rob Gaddi
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

On 7/28/2011 2:10 PM, Christopher Felton wrote:
> On 7/28/2011 2:13 PM, Martin Thompson wrote:
>> Hi all,
>>
>> I'm asking for a bit of input from the community...
>>
>> As the title says, would you find it of use to allow Unicode identifiers
>> and comments in a future VHDL revision?
>>
>> Would this be:
>> a) Something VHDL should not allow
>> b) Something that doesn't bother you either way
>> c) Something you'd find useful sometimes
>> d) Something you'd make use of all the time
>> e) Something that you'd switch away from SystemVerilog just to get at
>> (maybe I'm asking the wrong crowd for that
>>
>> Thanks,
>> Martin
>>

>
> b,
>
> Regards,
> Chris Fetlon


Unless the introduction of said identifiers started breaking my existing
tools, in which case (a).

--
Rob Gaddi, Highland Technology
Email address is currently out of order
Reply With Quote
  #4 (permalink)  
Old 07-28-2011, 11:45 PM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

On 7/28/2011 12:13 PM, Martin Thompson wrote:
> Hi all,
>
> I'm asking for a bit of input from the community...
>
> As the title says, would you find it of use to allow Unicode identifiers
> and comments in a future VHDL revision?
>
> Would this be:
> a) Something VHDL should not allow
> b) Something that doesn't bother you either way
> c) Something you'd find useful sometimes


c) Yes, will be helpful in the near future.
Otherwise everyone will have a different library for it.

> d) Something you'd make use of all the time
> e) Something that you'd switch away from SystemVerilog just to get at
> (maybe I'm asking the wrong crowd for that
>
> Thanks,
> Martin
>


Reply With Quote
  #5 (permalink)  
Old 07-29-2011, 09:55 AM
Martin Thompson
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

Mike Treseler <mtreseler@gmail.com> writes:

>> c) Something you'd find useful sometimes

>
> c) Yes, will be helpful in the near future.
> Otherwise everyone will have a different library for it.
>


I'm not sure I follow Mike - library for what? The original question
was about using Unicode within a VHDL source file (for example, variable
names and comments).

Or are you thinking of having a Unicode "string" replacement - which is
a whole different ballgame, but one we maybe ought to think of also!

Cheers,
Martin
Reply With Quote
  #6 (permalink)  
Old 07-30-2011, 07:58 AM
Mike Treseler
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

On 7/29/2011 2:55 AM, Martin Thompson wrote:
> Mike Treseler<mtreseler@gmail.com> writes:
>
>>> c) Something you'd find useful sometimes

>>
>> c) Yes, will be helpful in the near future.
>> Otherwise everyone will have a different library for it.
>>

>
> I'm not sure I follow Mike - library for what? The original question
> was about using Unicode within a VHDL source file (for example, variable
> names and comments).


OK. In that case probably (b) for English speakers.

> Or are you thinking of having a Unicode "string" replacement - which is
> a whole different ballgame, but one we maybe ought to think of also!


Yes, I was thinking strings.
That seems safe and probably useful.
Programming languages without
Unicode strings built-in suffer as a result.


-- Mike Treseler
Reply With Quote
  #7 (permalink)  
Old 07-30-2011, 02:04 PM
Jonathan Bromley
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

On 28 Jul 2011 19:13:48 GMT, Martin Thompson
<martin_usenet@parallelpoints.com> wrote:

>Hi all,
>
>I'm asking for a bit of input from the community...
>
>As the title says, would you find it of use to allow Unicode identifiers
>and comments in a future VHDL revision?


I'm not sure I see any use for it. What do you have in mind?

Unicode *strings* and file-IO might well be useful, but
I guess that's a very different story. A new type, either
built-in or in std.standard, for Unicode *characters* would
be a good start.
--
Jonathan Bromley
Reply With Quote
  #8 (permalink)  
Old 08-01-2011, 08:58 AM
Martin Thompson
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

Jonathan Bromley <spam@oxfordbromley.plus.com> writes:

> On 28 Jul 2011 19:13:48 GMT, Martin Thompson
> <martin_usenet@parallelpoints.com> wrote:
>
>>Hi all,
>>
>>I'm asking for a bit of input from the community...
>>
>>As the title says, would you find it of use to allow Unicode identifiers
>>and comments in a future VHDL revision?

>
> I'm not sure I see any use for it. What do you have in mind?
>


The original question was asked without much in mind beyond allowing you
to call a variable 'château' (to pull an example from the other end of
the scale spectrum to our usual fare here

> Unicode *strings* and file-IO might well be useful, but
> I guess that's a very different story. A new type, either
> built-in or in std.standard, for Unicode *characters* would
> be a good start.


From other comments, Unicode strings appear to be of much more value
than Unicode identifiers and comments. Although once you allow Unicode
strings in a source file, you've opened the "source-file encoding" can
of worms already, and then (I believe) allowing Unicode in comments
becomes easy. Unicode identifiers may have some negative impact of
parsing efficiency?

In which case, as you say, W_CHARACTER here we (might) come. However,
it also sounds like a large (huge?) amount of work which *may* be better
spent elsewhere.

Cheers,
Martin

--
martin.j.thompson@trw.com
TRW Conekt - Consultancy in Engineering, Knowledge and Technology
http://www.conekt.co.uk/capabilities...ronic-hardware
Reply With Quote
  #9 (permalink)  
Old 08-01-2011, 10:03 AM
Jonathan Bromley
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

On Mon, 01 Aug 2011 09:58:21 +0100, Martin Thompson wrote:

>The original question was asked without much in mind beyond
>allowing you to call a variable 'château'


C'est tout possible de faire son logiciel sans aucun accent :-)

>it also sounds like a large (huge?) amount of work which
>*may* be better spent elsewhere.


I think I tend to agree. The EDA industry as a whole is
irremediably Anglophone, and muddles through pretty well
without internationalization.
--
Jonathan Bromley
Reply With Quote
  #10 (permalink)  
Old 08-02-2011, 10:50 AM
Martin Thompson
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

Jonathan Bromley <spam@oxfordbromley.plus.com> writes:

> The EDA industry as a whole is
> irremediably Anglophone,


I like that description

> and muddles through pretty well
> without internationalization.


and likely will continue to do so!

Thanks,
Martin

--
martin.j.thompson@trw.com
TRW Conekt - Consultancy in Engineering, Knowledge and Technology
http://www.conekt.co.uk/capabilities...ronic-hardware
Reply With Quote
  #11 (permalink)  
Old 08-05-2011, 06:20 PM
Nicholas Collin Paul de Glouceſter
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

Martin Thompson <martin_usenet@ParallelPoints.com> sent on July 28th, 2011:
|-------------------------------------------------------------------------|
|"Hi all, |
| |
|I'm asking for a bit of input from the community... |
| |
|As the title says, would you find it of use to allow Unicode identifiers |
|and comments in a future VHDL revision? |
| |
|Would this be: |
|a) Something VHDL should not allow |
|b) Something that doesn't bother you either way |
|c) Something you'd find useful sometimes |
|d) Something you'd make use of all the time |
|e) Something that you'd switch away from SystemVerilog just to get at |
| (maybe I'm asking the wrong crowd for that |
| |
|Thanks, |
|Martin |
| |
|-- |
|http://parallelpoints.com/ " |
|-------------------------------------------------------------------------|


Hi Mr. Thompson,

I respond more to point out that Unicode support in actual source code
(such as identifiers) was added to Ada and one of the compiler
developers which added this support remarked that it was not worth the
hassle.

Anyhow, as for my own voting: c) or maybe even d). Back to the issue
of hassle in the real World though, there is a valid argument for a)
because many tools such as text editors and terminals are still
screwing up Unicode (such as UTF-8 versus UTF-7) years after it was
introduced. Almost nothing around screws up ASCII (aside from CR and
LF issues).

Regards,
Nicholas Collin Paul de Glouceſter in Unicode (you asked for it)
Reply With Quote
  #12 (permalink)  
Old 08-15-2011, 01:20 PM
Anssi Saari
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

Martin Thompson <martin_usenet@parallelpoints.com> writes:

> Hi all,
>
> I'm asking for a bit of input from the community...
>
> As the title says, would you find it of use to allow Unicode identifiers
> and comments in a future VHDL revision?
>
> Would this be:
> c) Something you'd find useful sometimes


I liked an example snippet in Python I saw some time ago. There's
another one at
http://programmers.stackexchange.com...variable-names

for example.

After all, if your angle is phi, then why bother writing it out when
you can just use 'φ' instead?
Reply With Quote
  #13 (permalink)  
Old 04-28-2012, 03:23 PM
daniel.kho@gmail.com
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

> After all, if your angle is phi, then why bother writing it out when
> you can just use 'φ' instead?


I like that example. I prefer to write math equations using symbols too, rather than typing in 'English'. Sometimes, greek is better than english whenit comes to math/physics... IMO.

I may not be answering the question, but I will vote:
f) something that the VHDL standard shouldn't be concerned about.

Let the tool vendors concern themselves on this when they have enough customer demand. I believe I won't face much problems when I'm using two different vendor tools (say for synthesis and simulation) who both claim to be Unicode-compliant.
Reply With Quote
  #14 (permalink)  
Old 05-02-2012, 12:18 AM
Daniel Leu
Guest
 
Posts: n/a
Default Re: Should VHDL allow Unicode identifiers and comments

On Thursday, July 28, 2011 12:13:48 PM UTC-7, Martin Thompson wrote:
> Hi all,
>
> I'm asking for a bit of input from the community...
>
> As the title says, would you find it of use to allow Unicode identifiers
> and comments in a future VHDL revision?
>
> Would this be:
> a) Something VHDL should not allow
> b) Something that doesn't bother you either way
> c) Something you'd find useful sometimes
> d) Something you'd make use of all the time
> e) Something that you'd switch away from SystemVerilog just to get at
> (maybe I'm asking the wrong crowd for that
>
> Thanks,
> Martin
>
> --
> http://parallelpoints.com/


> a) Something VHDL should not allow


Comments would be fine. I am more worried about the entire toolchain: netlist representation, p&r tools, graphical visualization.


- Daniel
Reply With Quote
 
Reply

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are Off
Pingbacks are Off
Refbacks are Off




All times are GMT. The time now is 09:47 PM.


Copyright ©2009

LinkBacks Enabled by vBSEO 3.3.0 RC2 © 2009, Crawlability, Inc.